O2000 Node Board

HUB Crossbar ASIC:

• Single chip integrates all 4 Interfaces:
  • Processor Interface; two R1x000 processors multiplex on the same bus
  • Memory Interface, integrating the memory controller and (Directory) Cache Coherency
  • Interface to the CrayLink Interconnect to other nodes in the system
  • Interface to the I/O devices with XIO-to-PCI bridges
• Memory Access characteristics:
  • Read Bandwidth single processor 460 MB/s sustained
  • Average access latency 315 ns to restart processor pipeline

Input/Output on every node: 2x800 MB/s

R1x000

processor

L2 Cache

1-4-8 MB

R1x000

processor

L2 Cache

1-4-8 MB

HUB

Memory Interface

I/O Interface

Proc Interface

Link Interface

Directory

SDRAM

CrayLink

duplex connection

(2x23@400 MHz,

2x800 MB/s)

to other nodes

Main Memory up to 4 GB/node

SDRAM (144@50 MHz=800MB/s)

HUB ASIC:

950K gates

100MHz 64bit

BTE

64 counters /(4KB)page

Previous slide

Next slide

Back to first slide

View graphic version