# Intermediate CUDA® Programming

#### **Jian Tao**

jtao@tamu.edu

Fall 2017 HPRC Short Course

10/31/2017

# Relevant Short Courses and Workshops

### **Introduction to CUDA Programming**

https://hprc.tamu.edu/training/intro\_cuda.html

### **Bring-Your-Own-Code Workshop**

https://coehpc.engr.tamu.edu/byoc/

Offered regularly

# CUDA Programming Abstractions

3

# **Key Programming Abstractions**

Three key abstractions that are exposed to CUDA programmers as a minimal set of language extensions:

- a hierarchy of thread groups
- shared memories
- barrier synchronization

## Glossary

- Thread is an abstract entity that represents the execution of the kernel, which is a small program or a function.
- **Grid** is a collection of Threads. Threads in a Grid execute a Kernel Function and are divided into Thread Blocks.
- Thread Block is a group of threads which execute on the same multiprocessor (SMX). Threads within a Thread Block have access to shared memory and can be explicitly synchronized.

### **CUDA Kernels**

- CUDA kernels are C functions that, when called, are executed N times in parallel by N different CUDA threads.
- A kernel is defined with \_\_\_global\_\_\_ declaration specifier.

```
// Kernel definition
__global___void VecAdd(float* A, float* B, float* C)
{
    int i = threadIdx.x;
    C[i] = A[i] + B[i];
}
```

### **Kernel Invocation**

- The number of CUDA threads that execute a kernel is specified using a new <<<...>>>execution configuration syntax.
- Each thread that executes the kernel is given a unique thread ID that is accessible within the kernel through the built-in 3-component vector threadIdx.

// Kernel Invocation with N threads
VecAdd<<<1, N>>>(A, B, C);

### **Example 1 - Kernel Definition**

```
// Kernel definition
```

\_\_global\_\_\_void MatAdd(float A[N][N], float B[N][N],
float C[N][N])

```
{
    int i = threadIdx.x;
    int j = threadIdx.y;
    C[i][j] = A[i][j] + B[i][j];
```


### **Example 1 - Kernel Invocation**

```
// Kernel invocation
int main()
  . . .
// Call kernel with one block of N * N * 1 threads
  int numBlocks = 1;
  dim3 threadsPerBlock(N, N);
  MatAdd<<<numBlocks, threadsPerBlock>>>(A, B, C);
  . . .
```

# **Hierarchy of Threads**


## **Thread Hierarchy - I**

- 1D, 2D, or 3D threads can form 1D, 2D, or 3D thread blocks.
- 1D, 2D, or 3D blocks can form 1D, 2D, or 3D grid of thread blocks
- The number of threads per block and the number of blocks per grid are specified in the <<<...>>> syntax.



# **Thread Hierarchy - II**

- Each block within the grid can be identified by an index accessible within the kernel through the built-in 3-component vector blockIdx.
- The dimension of the thread block is accessible within the kernel through the built-in 3-component vector
   blockDim.



### **Thread Index and Thread ID**

#### • 1D

thread ID is the same as the index of a thread

#### • 2D


for a two-dimensional block of size (blockDim.x, blockDim.y), the thread ID of a thread of index (x, y) is (x + y \* blockDim.x)

#### • 3D

for a three-dimensional block of size (blockDim.x, blockDim.y, blockDim.z), the thread ID of a thread of index (x, y, z) is (x + y \* blockDim.x + z \* blockDim.x \* blockDim.y)

### **Indexing Arrays with Blocks and Threads**


Consider indexing an array with one element per thread (8 threads/block)



With blockDim.x threads/block, the thread is given by:
 int index = threadIdx.x + blockIdx.x \* blockDim.x;

## Indexing Arrays: Example

Which thread will operate on the red element?



### **Example 2 - Kernel Definition**

```
// Kernel definition
__global___void MatAdd(float A[N][N], float B[N][N],
float C[N][N])
{
    int i = blockIdx.x * blockDim.x + threadIdx.x;
    int j = blockIdx.y * blockDim.y + threadIdx.y;
    if (i < N && j < N)
        C[i][j] = A[i][j] + B[i][j];</pre>
```

M Texas A&M University High Performance Research Computing – https://hprc.tamu.edu

}

### **Example 2 - Kernel Invocation**

```
// Kernel invocation
int main()
// run kernel with multiple blocks of 16*16*1 threads
  dim3 threadsPerBlock (16, 16);
  dim3 numBlocks(N / threadsPerBlock.x, N /
threadsPerBlock.y);
  MatAdd<<<numBlocks, threadsPerBlock>>>(A, B, C);
  . . .
```

## **Handling Arbitrary Vector Sizes**

- Typical problems are not friendly multiples of blockDim.x
- Avoid accessing beyond the end of the arrays:

```
__global___void VecAdd(int *A, int *B, int *C, int n) {
    int index = threadIdx.x + blockIdx.x * blockDim.x;
    if (index < n)
        C[index] = A[index] + B[index];
    }
Update the kernel launch: M = blockDim.x
        VecAdd<<<(N + M-1) / M, M>>>(A, B, C, N);
```


## Why Bother with Threads?


- Threads seem unnecessary
  - They add a level of complexity
  - What do we gain?
- Threads within a block can cooperate by sharing data through some shared memory
- by synchronizing their execution to coordinate memory accesses with <u>syncthreads()</u>

# **Memory Hierarchy**

## **Hierarchical Memory Structure**

- Each thread has access to registers and private local memory.
- Each thread block has shared memory visible to all threads of the block and with the same lifetime as the block.
- All threads have access to **global memory**.





### **Memory Spaces**

- Register, local, shared, global, constant (read only), and texture (read only) memory are the memory spaces available.
- Only register and shared memory reside on GPU.
- The **global**, **constant**, and **texture memory spaces** are cached and persistent across kernel launches by the same application.

### **Memory: Scope and Performance**

- Data in **register memory** is visible only to the thread and lasts only for the lifetime of that thread.
- Local memory has the same scope rules as register memory, but performs slower.
- Data stored in **shared memory** is visible to all threads within that block and lasts for the duration of the block.
- Data stored in **global memory** is visible to all threads within the application (including the host), and lasts for the duration of the host allocation.
- **Constant memory** is used for data that will not change over the course of a kernel execution and is read only.
- **Texture memory** is another variety of read-only memory on the device.

# **Using Global Memory**

- Linear memory is typically allocated using
   cudaMalloc() and freed using cudaFree() and
   data transfer between host and device is done using
   cudaMemcpy().
- Linear memory can also be allocated through cudaMallocPitch() and cudaMalloc3D() and transferred using cudaMemcpy2D() and cudaMemcpy3D() with better memory alignment.

# **Using Shared Memory**

- Much faster than global memory.
- Allocated using the <u>shared</u> memory space specifier.

\_\_shared\_\_\_float A[BLOCK\_SIZE][BLOCK\_SIZE];


 Shared memory shall be used as a cache for global memory to exploit locality of the code.

### **Example 3 - Matrix Multiplication w/o SM**

# Each thread computes one element of C by accumulating results into Cvalue.

\_\_global\_\_ void MatMulKernel(Matrix A, Matrix B, Matrix C)


```
float Cvalue = 0;
int row = blockIdx.y * blockDim.y + threadIdx.y;
int col = blockIdx.x * blockDim.x + threadIdx.x;
for (int e = 0; e < A.width; ++e)
    Cvalue += A.elements[row * A.width + e] *
        B.elements[e * B.width + col];
C.elements[row * C.width + col] = Cvalue;
```



### **Example 4 - Matrix Multiplication with SM**

Each thread computes one element of Csub // by accumulating results into Cvalue

```
for (int m = 0; m < (A.width / BLOCK_SIZE); ++m) {
    Matrix Asub = GetSubMatrix(A, blockRow, m);
    Matrix Bsub = GetSubMatrix(B, m, blockCol);
    __shared__ float As[BLOCK_SIZE][BLOCK_SIZE];
    _shared__ float Bs[BLOCK_SIZE][BLOCK_SIZE];
    As[row][col] = GetElement(Asub, row, col);
    Bs[row][col] = GetElement(Bsub, row, col);
    __syncthreads();
    for (int e = 0; e < BLOCK_SIZE; ++e)
        Cvalue += As[row][e] * Bs[e][col];
    __syncthreads();
</pre>
```



### **Review - 1**

- Launching parallel kernels
  - Launch N copies of add() with add<<<N/М,M>>>(...);
  - Use **blockIdx**.**x** to access block index
  - Use threadIdx.x to access thread index within block
- Allocate elements to threads:

int index = threadIdx.x + blockIdx.x \* blockDim.x;

### **Review - 2**

- Launching parallel threads
  - Launch N blocks with blockDim.x threads per block with kernel <<< N, blockDim.x>>> (...);
  - Use blockIdx.x to access block index within grid
  - Use threadIdx.x to access thread index within block
- Allocate elements to threads:
   int index = threadIdx.x + blockIdx.x \* blockDim.x;

### **Review - 3**


- Use <u>shared</u> to declare a variable/array in shared memory
  - Data is shared between threads in a block
  - Not visible to threads in other blocks
- Use <u>syncthreads</u> () as a barrier
  - Use to prevent data hazards

# **Unified Memory Programming**

### **Unified Memory**

#### Software: CUDA 6.0 in 2014

Hardware: Pascal GPU in 2016



Unified Memory

# **Unified Memory**

- A managed memory space where all processors see a single coherent memory image with a common address space.
- Eliminates the need for cudaMemcpy().
- Enables simpler code.
- Equipped with hardware support since Pascal.

### Example 5 - Vector Addition w/o UM

```
global void VecAdd( int *ret, int a, int b) {
   ret[threadIdx.x] = a + b + threadIdx.x;
}
int main() {
   int *ret;
   cudaMalloc(&ret, 1000 * sizeof(int));
   VecAdd<<< 1, 1000 >>>(ret, 10, 100);
    int *host ret = (int *)malloc(1000 * sizeof(int));
    cudaMemcpy(host ret, ret, 1000 * sizeof(int), cudaMemcpyDefault);
    for(int i=0; i<1000; i++)</pre>
       printf("%d: A+B = %d\n", i, host ret[i]);
    free(host ret);
   cudaFree(ret);
   return 0;
```

### **Example 6 - Vector Addition with UM**

```
global void VecAdd(int *ret, int a, int b) {
    ret[threadIdx.x] = a + b + threadIdx.x;
}
int main() {
    int *ret;
    cudaMallocManaged(&ret, 1000 * sizeof(int));
    VecAdd<<< 1, 1000 >>>(ret, 10, 100);
    cudaDeviceSynchronize();
    for(int i=0; i<1000; i++)</pre>
        printf("%d: A+B = %d\n", i, ret[i]);
    cudaFree(ret);
    return 0;
```

}

### Example 7 - Vector Addition with Managed Global Memory

```
device managed int ret[1000];
global void VecAdd(int *ret, int a, int b) {
   ret[threadIdx.x] = a + b + threadIdx.x;
}
int main() {
   VecAdd<<< 1, 1000 >>>(ret, 10, 100);
   cudaDeviceSynchronize();
   for(int i=0; i<1000; i++)</pre>
       printf("%d: A+B = %d\n", i, ret[i]);
   return 0;
```

}

# **Managing Device**

# **Coordinating Host & Device**

- Kernel launches are asynchronous
  - Control returns to the CPU immediately
- CPU needs to synchronize before consuming the results

| cudaMemcpy()                       | Blocks the CPU until the copy is complete. Copy begins when all preceding CUDA calls have |  |  |
|------------------------------------|---|--|--|
|                                    | completed   |  |  |
| cudaMemcpyAsync()                  | Asynchronous, does not block the CPU  |  |  |
| <pre>cudaDeviceSynchronize()</pre> | Blocks the CPU until all preceding CUDA calls have completed                              |  |  |

# **Reporting Errors**

- All CUDA API calls return an error code (cudaError\_t)
  - Error in the API call itself or
  - Error in an earlier asynchronous operation (e.g. kernel)
- Get the error code for the last error: cudaError t cudaGetLastError(void)
- Get a string to describe the error:
   char \*cudaGetErrorString(cudaError\_t)
   printf("%s\n",cudaGetErrorString(cudaGetLastError())
   );

### **Device Management**

- Application can query and select GPUs
  - cudaGetDeviceCount(int \*count)
    cudaSetDevice(int device)
    cudaGetDevice(int \*device)
    cudaGetDeviceProperties(cudaDeviceProp \*prop, int device)
- Multiple threads can share a device
- A single thread can manage multiple devices Select current device: cudaSetDevice(i) For peer-to-peer copies: cudaMemcpy(...)

### GPU Computing Capability

The compute capability of a device is represented by a version number that identifies the features supported by the GPU hardware and is used by applications at runtime to determine which hardware features and/or instructions are available on the present GPU.

#### GPU Computing Applications

|  | Libraries and Middleware  |            |               |               |  |   |                 |                     |                  |                           |            |  |
|--|---|------------|---------------|---------------|--|---|-----------------|---------------------|------------------|---------------------------|------------|--|
| cuFFT<br>cuDNN cuBLAS<br>TensorRT cuRAND<br>cuSPARSE |   | AS<br>ND M | cula<br>1agma | Thrust<br>NPP |  | SVM O   |                 | ysX<br>otiX<br>ay   | MATLA<br>Mathema |                           |            |  |
|  | Programming Languages   |            |               |               |  |   |                 |                     |                  |                           |            |  |
|  | С   |            | C++           | Fortran       |  | Java<br>Python<br>Wrappers  |                 | DirectCompute       |                  | Directive:<br>(e.g. OpenA |            |  |
|  | CUDA-Enabled NVIDIA GPUs  |            |               |               |  |   |                 |                     |                  |                           |            |  |
|  | Volta Architecture<br>(compute capabilities 7.x)<br>Pascal Architecture<br>(compute capabilities 6.x)<br>Maxwell Architecture<br>(compute capabilities 5.x) |            |               |               |  |   |                 |                     |                  | Tesla V                   | Series     |  |
|  |   |            |               |               | GeForce 10                               | 00 Series   | Quadro F        | ? Series            |                  | Tesla P                   | Series     |  |
|  |   |            | Tegra X1      |               | GeForce 90                               | ) Series  | Quadro N        | 4 Series            |                  | Tesla M                   | 1 Series   |  |
|  | Kepler Architecture<br>(compute capabilities 3.x)   |            | Tegra K1      |               | GeForce 700 Series<br>GeForce 600 Series |   | Quadro K Series |                     | Tesla K Series   |                           |            |  |
|  |   |            | Embedd        |               | Cons<br>Desktop                          | and the second se |                 | fession<br>rkstatio |                  | 10                        | ata Center |  |

### **More Resources**

You can learn more about CUDA at


- CUDA Programming Guide (<u>docs.nvidia.com/cuda</u>)
- CUDA Zone tools, training, etc.
   (developer.nvidia.com/cuda-zone)
- Download CUDA Toolkit & SDK (www.nvidia.com/getcuda)
- Nsight IDE (Eclipse or Visual Studio) (<u>www.nvidia.com/nsight</u>)

### Acknowledgements

- Educational materials from NVIDIA via its Academic Programs.
- Supports from Texas A&M Engineering Experiment Station (TEES) and High Performance Research Computing (HPRC).

# Appendix

### 1D Grid of Blocks in 1D, 2D, and 3D



### 2D Grid of Blocks in 1D, 2D, and 3D

| device                 | riceint               |  | getGlobalIdx_2D_3                   | ()       |   |
|------------------------|-----------------------|--|-------------------------------------|----------|---|
| int<br>int             | blockId =<br>threadId | = blockId                                    | * gridDim.x<br>* blockDim.x<br>turn | +<br>+   | <pre>blockIdx.x; threadIdx.x; threadId;</pre>   |
| device                 | ir                    | it   | getGlobalIdx_2D_2                   | 2D       | ()  |
| int                    | blockId =             | blockIdx.x                                   | + blockIdx.y<br>threadId            | ? *      | gridDim.x;<br>=   |
| <pre>blockId * }</pre> | (blockDim.x *         | —  | threadIdx.y * block<br>turn         | Dim.x) + | <pre>threadIdx.x; threadId;</pre>   |
| device                 | ir                    | it   | getGlobalIdx_2D_3                   | 3D       | ()  |
| int<br>int thr         | + (t                  | ckId * (bloc<br>hreadIdx.z *<br>hreadIdx.y * | (                                   |          | <pre>gridDim.x;<br/>blockDim.z)<br/>blockDim.y))<br/>threadIdx.x;<br/>threadId;</pre> |

#### Texas A&M University High Performance Research Computing – https://hprc.tamu.edu

ĀМ

#### 3D Grid of Blocks in 1D, 2D, and 3D

| device   |  | int   | getG1                          | lobalIdx_3D_1D   | 0   |
|----------|--|---|--------------------------------|--|---|
| }        | in<br>+ blockIdx.y<br>int threadId         | t<br>* gridDim.x<br>= bloc                                    | -                              | =<br>x * gridDim.y<br>blockDim.x +                                     | <pre>blockIdx.x * blockIdx.z; threadIdx.x; threadId;</pre>                                |
| device{  | in<br>+ blockIdx.y<br>int threadId<br>+    |   | blockId<br>+ gridDim.<br>kId * | lobalIdx_3D_2D<br>=<br>x * gridDim.y<br>(blockDim.x *<br>plockDim.x) + | <pre>()     blockIdx.x * blockIdx.z;     blockDim.y)     threadIdx.x;     threadId;</pre> |
| device   |  | int   | getGl                          | lobalIdx_3D_3D   | ()  |
| i<br>int | in<br>+ blockIdx.y<br>threadId =<br>+<br>+ | t<br>* gridDim.x<br>blockId *<br>(threadIdx.z<br>(threadIdx.y | (blockDim.x<br>* (             | =<br>x * gridDim.y<br>* blockDim.y<br>(blockDim.x *<br>blockDim.x) +   | <pre>blockIdx.x * blockIdx.z; * blockDim.z) blockDim.y)) threadIdx.x; threadId;</pre>     |

#### **Jniversity High Performance Research Computing** – https://hprc.tamu.edu

Texas A&M University